



Figure 1 (Prior Art)








Figure 3



Example Memory Module Trigger Address Locations




Figure 4



Time Chart Descriptive of Sequence Detection

